2.5V/3.3V Differential 1:4 Clock/Data Fanout Buffer/ Translator with CML Outputs and Internal Termination

Description


The NB7L14M is a differential 1-to-4 clock/data distribution chip with internal source terminated CML output structures, optimized for minimal skew and jitter. Device produces four identical output copies of clock or data operating up to 8 GHz or 12 Gb/s, respectively. As such, NB7L14M is ideal for SONET, GigE, Fiber Channel, Backplane and other clock/data distribution applications.

Inputs incorporate internal 50 Ω termination resistors and accept LVPECL, CML, LVCMOS, LVTTL, or LVDS (See Table 6). Differential 16 mA CML outputs provide matching internal 50 Ω terminations, and 400 mV output swings when externally terminated with 50 Ω to V_{CC} (See Figure 14).

The device is offered in a low profile 3x3 mm 16-pin QFN package. Application notes, models, and support documentation are available at www.onsemi.com.

Features

- Maximum Input Clock Frequency up to 8 GHz Typical
- Maximum Input Data Rate up to 12 Gb/s Typical
- < 0.5 ps of RMS Clock Jitter
- < 10 ps of Data Dependent Jitter
- 30 ps Typical Rise and Fall Times
- 110 ps Typical Propagation Delay
- 6 ps Typical Within Device Skew
- Operating Range: $V_{CC} = 2.375 \text{ V}$ to 3.465 V with $V_{EE} = 0 \text{ V}$
- CML Output Level (400 mV Peak-to-Peak Output) Differential Output Only
- 50 Ω Internal Input and Output Termination Resistors
- Functionally Compatible with Existing 2.5 V/3.3 V LVEL, LVEP, EP and SG Devices
- These are Pb-Free Devices





ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM*



QFN-16 MN SUFFIX CASE 485G



A = Assembly Location

L = Wafer Lot Y = Year W = Work Week • Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.




Figure 2. QFN-16 Pinout (Top View)

Table 1. PIN DESCRIPTION

Pin	Name	I/O	Description
1	V _{TCLK}	-	Internal 50 Ω Termination Pin for $\overline{\text{CLK}}$.
2	CLK	LVPECL, CML, LVCMOS, LVTTL, LVDS	Inverted Differential Clock/Data Input. (Note 1)
3	CLK	LVPECL, CML, LVCMOS, LVTTL, LVDS	Non-inverted Differential Clock/Data Input. (Note 1)
4	V _{TCLK}	-	Internal 50 Ω Termination Pin for CLK.
5,16	V _{EE}	Power Supply	Negative Supply Voltage. All V_{EE} pins must be externally connected to a Power Supply to guarantee proper operation.
6	Q3	CML Output	Inverted Differential Output 3 with Internal 50 Ω Source Termination Resistor. (Note 2)
7	Q3	CML Output	Non-inverted Differential Output 3 with Internal 50 Ω Source Termination Resistor. (Note 2)
8,13	V _{CC}	Power Supply	Positive Supply Voltage. All $V_{\rm CC}$ pins must be externally connected to a Power Supply to guarantee proper operation.
9	Q2	CML Output	Inverted Differential Output 2 with Internal 50 Ω Source Termination Resistor. (Note 2)
10	Q2	CML Output	Non-inverted Differential Output 2 with Internal 50 Ω Source Termination Resistor. (Note 2)
11	Q1	CML Output	Inverted Differential Output 1 with Internal 50 Ω Source Termination Resistor. (Note 2)
12	Q1	CML Output	Non-inverted Differential Output 1 with Internal 50 Ω Source Termination Resistor. (Note 2)
14	Q0	CML Output	Inverted Differential Output 0 with Internal 50 Ω Source Termination Resistor. (Note 2)
15	Q0	CML Output	Non-inverted Differential Output 0 with Internal 50 Ω Source Termination Resistor. (Note 2)
-	EP	-	Exposed Pad. Thermal pad on the package bottom must be attached to a heatsinking conduit to improve heat transfer. It is recommended to connect the EP to the lower potential (V _{EE}).

In the differential configuration when the input termination pins (V_{TCLK}, V_{TCLK}) are connected to a common termination voltage or left open, and if no signal is applied on CLK and CLK, then the device will be susceptible to self–oscillation.
 CML outputs require 50 Ω receiver termination resistors to V_{CC} for proper operation.

Table 2. ATTRIBUTES

Characte	Value						
ESD Protection	Human Body Model Machine Model Charged Device Model	> 15 > 5 > 50	0 V				
Moisture Sensitivity (Note 3)	Pb Pkg	Pb-Free Pkg					
	QFN-16	Level 1	Level 1				
Flammability Rating	UL 94 V-0 @ 0.125 in						
Transistor Count	38	37					
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test							

^{3.} For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V _{CC}	Positive Power Supply	V _{EE} = 0 V		3.6	V
VI	Input Voltage	V _{EE} = 0 V	$V_{EE} \le V_I \le V_{CC}$	3.6	V
V _{INPP}	Differential Input Voltage CLK - CLK	$V_{CC} - V_{EE} \ge 2.8 \text{ V}$ $V_{CC} - V_{EE} < 2.8 \text{ V}$		2.8 V _{CC} – V _{EE}	V V
I _{IN}	Input Current Through R_T (50 Ω Resistor)	Static Surge		45 80	mA mA
l _{out}	Output Current	Continuous Surge		25 50	mA mA
T _A	Operating Temperature Range	QFN-16		-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient) (Note 4)	0 lfpm 500 lfpm	QFN-16 QFN-16	42 36	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	2S2P (Note 4)	QFN-16	3 to 4	°C/W
T _{sol}	Wave Solder Pb Pb-Free			265 265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power).

Table 4. DC CHARACTERISTICS, CLOCK Inputs, CML Outputs ($V_{CC} = 2.375 \text{ V}$ to 3.465 V, $V_{EE} = 0 \text{ V}$, $T_A = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$) (Note 5)

Symbol	Characteristic	Min	Тур	Max	Unit
I _{CC}	Power Supply Current (Inputs and Outputs Open)		140	190	mA
V _{OH}	Output HIGH Voltage (Note 6)	V _{CC} - 60	V _{CC} – 20	V _{CC}	mV
V _{OL}	Output LOW Voltage (Note 6)	V _{CC} - 530	V _{CC} - 420	V _{CC} – 360	mV
Differential	Input Driven Single-Ended (see Figures 10 & 12) (Note 8)				
V _{th}	Input Threshold Reference Voltage Range (Note 7)	1125		V _{CC} – 75	mV
V _{IH}	Single-ended Input HIGH Voltage (Note 8)	V _{th} + 75		V _{CC}	mV
V _{IL}	Single-ended Input LOW Voltage (Note 8)	V _{EE}		V _{th} – 75	mV
Differential	Inputs Driven Differentially (see Figures 11 & 13) (Note 8)	•	•	•	
V _{IHCLK}	Differential Input HIGH Voltage	1200		V _{CC}	mV
V _{ILCLK}	Differential Input LOW Voltage	V _{EE}		V _{CC} – 75	mV
V_{CMR}	Input Common Mode Range (Differential Configuration)	1163		V _{CC} – 38	mV
V_{ID}	Differential Input Voltage (V _{IHCLK} – V _{ILCLK})	75		2500	mV
I _{IH}	Input HIGH Current CLK / CLK (V _{TCLK} /V _{TCLK} Open)	0	25	100	μΑ
I _{IL}	Input LOW Current CLK / CLK (V _{TCLK} /V _{TCLK} Open)	-10	0	10	μΑ
R _{TIN}	Internal Input Termination Resistor	45	50	55	Ω
R _{TOUT}	Internal Output Termination Resistor	45	50	55	Ω
R _{Temp Coef}	Internal I/O Termination Resistor Temperature Coefficient		6.38		mΩ/°C

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Input and output parameters vary 1:1 with V_{CC} .
- 6. CML outputs require 50 Ω receiver termination resistors to V_{CC} for proper operation.
- 7. V_{th} is applied to the complementary input when operating in single-ended mode. 8. V_{CMR} min varies 1:1 with V_{EE} , V_{CMR} max varies 1:1 with V_{CC} .

Table 5. AC CHARACTERISTICS ($V_{CC} = 2.375 \text{ V}$ to 3.465 V, $V_{EE} = 0 \text{ V}$; Note 9)

		-40°C		25°C		85°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V _{OUTPP}	Output Voltage Amplitude (@V _{INPPmin}) $f_{in} \le 6$ GHz (See Figure 4) $f_{in} \le 8$ GHz	280 125	400 300		280 125	400 300		280 125	400 300		mV
f _{data}	Maximum Operating Data Rate	10	12		10	12		10	12		Gb/s
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential	70	110	150	70	110	150	70	110	150	ps
t _{SKEW}	Duty Cycle Skew (Note 10) Within-Device Skew Device-to-Device Skew (Note 11)		2.0 6.0 20	5.0 15 50		2.0 6.0 20	5.0 15 50		2.0 6.0 20	5.0 15 50	ps
UITTER	$\begin{array}{ll} \text{RMS Random Clock Jitter (Note 12)} & f_{\text{in}} = 6 \text{ GHz} \\ f_{\text{in}} = 8 \text{ GHz} \\ \text{Peak/Peak Data Dependent Jitter} & f_{\text{in}} = 2.488 \text{ Gb/s} \\ \text{(Note 13)} & f_{\text{data}} = 5 \text{ Gb/s} \\ f_{\text{data}} = 10 \text{ Gb/s} \end{array}$		0.2 0.2 2.0 5.0 6.0	0.5 0.5 5.0 8.0 10		0.2 0.2 2.0 5.0 6.0	0.5 0.5 5.0 8.0 10		0.2 0.2 2.0 5.0 6.0	0.5 0.5 5.0 8.0 10	ps
V _{INPP}	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 14)	75	400	2500	75	400	2500	75	400	2500	mV
t _r t _f	Output Rise/Fall Times @ 1 GHz Q, Q (20% - 80%)		30	60		30	60		30	60	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 9. Measured by forcing V_{INPP} (TYP) from a 50% duty cycle clock source. All loading with an external R_L = 50 Ω to V_{CC} . Input edge rates 40 ps (20% 80%).
- 10. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw- and Tpw+ @1 GHz.
- 11. Device to device skew is measured between outputs under identical transition @ 1 GHz.
- 12. Additive RMS jitter with 50% duty cycle clock signal at 10 GHz.
- 13. Additive peak-to-peak data dependent jitter with input NRZ data at PRBS $2^{^23}$ -1.
- 14. V_{INPP} (MAX) cannot exceed $V_{CC} V_{EE}$. Input voltage swing is a single-ended measurement operating in differential mode.




Figure 3. Output Voltage Amplitude (V_{OUTPP}) versus Input Clock Frequency (f_{in}) at Ambient Temperature (Typical) ($V_{INPP} = 400 \text{ mV}$)




Figure 4. Typical Output Waveform at 2.488 Gb/s with PRBS 2^{23} -1 (V_{inpp} = 75 mV)

*Input signal DDJ = 6.4 ps




Figure 6. Typical Output Waveform at 10.7 Gb/s with PRBS 2^{23} -1 (V_{inpp} = 75 mV)

***Input signal DDJ = 11 ps




Figure 5. Typical Output Waveform at 5 Gb/s with PRBS 2²³-1 (V_{inpp} = 75 mV)

**Input signal DDJ = 7.2 ps




Figure 7. Typical Output Waveform at 12 Gb/s with PRBS 2^{23} -1 (V_{inpp} = 75 mV)

***Input signal DDJ = 13 ps




Figure 8. AC Reference Measurement




Figure 9. Typical Termination for 16 mA Output Driver and Device Evaluation (Refer to Application Notes AND8020/D and AND8173/D)




Figure 10. Differential Input Driven Single-Ended




Figure 11. Differential Inputs Driven Differentially




Figure 12. V_{th} Diagram




Figure 13. V_{CMR} Diagram




Figure 14. CML Output Structure

Table 6. INTERFACING OPTIONS

INTERFACING OPTIONS	CONNECTIONS			
CML	Connect V_{TCLK} and $\overline{V_{TCLK}}$ to V_{CC}			
LVDS	Connect V_{TCLK} , $\overline{V_{TCLK}}$ Together for CLK Input			
AC-COUPLED	Bias V_{TCLK} , $\overline{V_{TCLK}}$ Inputs within (VCMR) Common Mode Range			
RSECL, LVPECL	Standard ECL Termination Techniques. See AND8020/D.			
LVTTL, LVCMOS	An external voltage should be applied to the unused complementary differential input. Nominal voltage is 1.5 V for LVTTL and $V_{\rm CC}/2$ for LVCMOS inputs.			

Application Information

All NB7L14M inputs can accept PECL, CML, LVTTL, LVCMOS and LVDS signal levels. The limitations for differential input signal (LVDS, PECL, or CML) are

minimum input swing of 75 mV and the maximum input swing of 2500 mV. Within these conditions, the input voltage can range from $V_{\rm CC}$ to 1.2 V. Examples interfaces are illustrated below in a 50 Ω environment (Z = 50 Ω).




Figure 15. CML to CML Interface




Figure 16. PECL to CML Receiver Interface




Figure 17. LVDS to CML Receiver Interface





Figure 18. LVCMOS/LVTTL to CML Receiver Interface

ORDERING INFORMATION

Device	Package	Shipping [†]			
NB7L14MMNG	QFN-16 (Pb-Free)	123 Units/Rail			
NB7L14MMNR2G	QFN-16 (Pb-Free)	3000 / Tape & Reel			

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative